We have performed a high energy physics experiment using a multisegment Brookhaven FASTBUS system. The system was composed of three crate segments and two cable segments. We discuss the segment interconnect module which permits communication between the various segments.
INTRODUCTION
This paper describes the Brookhaven Segment Interconnect which we are presently using in AGS experiment 7491. The segment interconnect permits communication between the various FASTBUS segments. This experiment uses three crate segments and two cable segments. Our first experiment which used -2 FASTBUS, E735 , utilized only one crate segment.
The segment interconnect comes in two types--one with the cable segment as the upper segment and the crate segment as the lower segment, and one with the crate segment as the upper segment. If the address on the upper segment is inside the address range of the segment interconnect, it will assert WAIT in reply to AS and request control of the lower segment. This address range is set within the module with wire jumpers. WAIT It is not possible to use a wire-OR on a long cable segment. Most FASTBUS lines are driven by only one master at a time. The six arbitration AL lines are an exception. We have expanded these lines such that each logical AL signal now consists of two physical lines which transmit the signal in opposite directions. Each master then has two drivers and two receivers for each logical AL line. The physical AL line is terminated (100 2 to -2V) at the receiver. A master asserts an AL line by driving it in both directions and receives it as the OR of the signals from the two receivers.
BROADCAST
Broadcast is initiated when a master writes into the broadcast register of the segment interconntect. The broadcast register address is set within the module with wire jumpers. There are two types of broadcast. Only the lower segment of the segment interconnect receives a local broadcast, while all segments below the segment interconnect receive a global broadcast. The global bit is the most significant bit of the broadcast word. Following a local broadcast request, the segment interconnect attempts to gain control of the lower segment. Once it has control it enables the broadcast register onto the A/D lines and asserts BC and AK and drops GK allowing arbitration for the next cycle to begin. It is necessary to assert AK because the next "winner" of the arbitration process is allowed to take control of the segment when AK is low. A deskew time later it asserts DS. The modules on that segment latch the A/D lines on the coincidence BCDS. After 100 nsec. the segment interconnect drops BC and DS and a deskew time later AK and the A/D lines.
The global broadcast uses two lines not otherwise used. One is the last segment (LS) line. The segment interconnect pulls this line high (with a diode to ground for example) on its upper segment. With no such segment interconnect the line will be low. Thus if the LS is low on the lower segment the segment interconnect "knows" where are no segments below. The other is the broadcast wait (BW) line. 
